ASNT1011A-KMA

Digital 16:1 Multiplexer

Broadband digital serializer 16 to 1 operating seamlessly from DC to 17Gbps
LVDS compliant input data buffers
Full-rate clock output
Clock divided-by-16 LVDS output buffer with 90°-step phase selection
Single +3.3V power supply
Industrial temperature range
Show all features
Frequency (min): DC
Frequency (max): 17 Gbps
Power: 660 mW
Package: 100-pin CQFP
Price: Request

Product Details

Fig. 1 Functional Block Diagram

ASNT1011A-KMA is a low power and high-speed digital 16-to-1 multiplexer (MUX) / serializer IC. The IC shown in Fig. 1 functions seamlessly over data rates (fbit) ranging from DC to 17Gbps. The main function of the IC is to multiplex 16 parallel data channels running at a bit rate of fbit/16 into a high speed serial bit stream running at fbit. It provides a high-speed output data channel for point-to-point data transmission over a controlled impedance media of 50Ω. The transmission media can be a printed circuit board or copper coaxial cables. The functional distance of the data transfer is dependent upon the attenuation characteristics of the transportation media and the degree of noise coupling to the signaling environment.

During normal operation, the serializer’s low-speed input buffer (LS DIBx16) accepts external 16-bit wide parallel data words (“d00”-“d15”) through 16 differential LVDS inputs and delivers them to the multiplexer’s core (MUX16:1) for serialization. A full rate clock must be provided by an external source (“ce”) to the high-speed clock input buffer (HS CIB) where it is routed to the high speed clock output buffer (HS COB) and the internal divider-by-16 (/16). The divider provides signaling for MUX16:1 and produces a full rate clock divided-by-16 “C16” for the low speed LVDS compliant clock output buffer (LVDS COB).The phase of “clo” can be modified by 90° increments by utilizing pins “phs1” and “phs2” and the clock processing block. By utilizing pin “bitorder”, the serializer can designate either “d00” or “d15” as the MSB thus simplifying the interface between ASNT1011A and a proceeding ASIC.

The serialized words are transmitted as 2-level signals “qcml” by a differential CML output buffer (Data OB). A full-rate clock is transmitted by HS COB in parallel with the high-speed data. The clock and data outputs are well phase matched to each other resulting in very little relative skew over the operating temperature range of the device. Both output stages are back terminated with on-chip 50Ω resistors. The serializer uses a single +3.3V power supply and is characterized for operation from −25°C to 125°C of junction temperature.